Abstract-A converter topology based on the principles of seriesresonant (SR) power conversion is described in which the input and output of this converter have one terminal in common, and the transformer is omitted. Both the underlying theory and associated waveforms are presented. The converter is suitable for dc-dc as well as for de-ac conversion. Special attention is given to operation in the region where the input voltage is approximately equal to the output voltage (q -1). Test results of a 700-W multiquadrant dc-dc and/or dc-ac converter are shown.
I. INTRODUCTION
T HE principles of operation of series-resonant power converters (SR converters) have already been discussed by numerous authors [1]- [4] . The advantages of converters of this type, due to the high internal frequency and relatively low switching losses are well known. In many applications, a highfrequency transformer is used for voltage scaling and/or galvanic isolation. However, quite a few applications do not need these features and would find a common (ground) terminal for input and output acceptable. In the "standard"
half-bridge or full-bridge configuration as described in [5] and [6] , the omission of the transformer will lead to highfrequency common-mode voltages on the output terminals of the converter. Therefore the question arises as to whether there exists a transformerless power network in which the benefits of SR converters are maintained. This paper presents the power network and the associated switching modes and formulates the concepts of series-resonant power conversion in a generalized way, such that both the standard and the new SR converter can be considered as special cases.
It is assumed that the reader is familiar with the operation modes of the standard SR converter as described in [2] , [5] , and [7] .
II. PRINCIPLES OF OPERATION

A. Switching Modes
In the idealized (half-or full-bridge) SR power converter, the current waveform consists of a succession of sections of sine waves. In between two consecutive zero crossings of the resonant current there are generally two current segments, the first of which is usually denoted (for historical reasons) as the "diode current" and the second as the "thyristor current." Note that the ratio isrm.s/isa is substantially smaller in the new topology.
These two current segments are distributed between input and output ports in such a way as to satisfy the conservation of charge and power. The distribution of current segments between input and output ports also serves the purpose of damping the state variables of the resonant circuit. (The word "damping" is used freely here. We will assume the resonant circuit to be damped as power is extracted from it). For this purpose, the "diode" current segment is fed back to the input port. This specific implementation of damping has to be paid for by extra losses, for the distortion factor (iSrms/isau) of the input current is higher than is strictly necessary. Damping of the resonant circuit could also be provided by the output voltage only. The difference between this and a "standard" SR converter is shown in Fig. 1 .
From the current waveforms in Fig. 1(b) it is obvious that in this "new" converter no power is fed back to the source. A practical implementation and a more abstract version of a power network that generates the waveforms from Fig. 1(b) is depicted in Fig. 2(a) and (b) , respectively. The network as shown in Fig. 2(b) , where all switches are assumed to be built up from pairs of antiparallel thyristors, facilitates multiquadrant operation as well. Because of the symmetry of Fig. 2(b) with respect to the input and the output, the ports can arbitrarily be labeled as "input" or "output." Throughout this paper the port with the smallest voltage magnitude is labeled as ."output" (step-down mode), unless otherwise noted. Fig. 3 gives an overview of the switch operation and associated waveforms for four important switching modes in step-down operation. According to the analysis in Section IIB, these switching modes correspond to operation in the four respective quadrants in the UoJ-Io plane. Exchanging the labels "input" and "output" of the network in Fig. 2(b Vc (k) = --Vcp(k + 1).
(4) Therefore we only need to consider two successive current segments, and add (4) to obtain a set of equations defining steady-state operation. We are especially interested here in the relationship between different circuit variables in steady-state operation, for this relationship gives us a tool for evaluating possible operation regions independent of the type of controller used.
The analysis given in the Appendix yields a general expression for the delay angle V,. (Fig. 1) in a form similar to The same expression may be found in [6, (41) ].
We proceed with our analysis by stating -I <COS Ar< I .
Substituting (6) Fig. 4 . Two methods for overcoming this problem will be described.
A. Adding Discrete Amounts of Energy
The first method is described in [7] and is based on a virtual short circuit of the output, every now and then. This is done, for instance, by closing switches SW,1 and SW,2 in Fig. 2 
(b).
During this "cycle-stealing" process a fixed amount of energy is added to the resonant circuit, raising Vcp by 2ES. A disadvantage of this method is that the array of current pulses to the output is interrupted every now and then, thus introducing a low-frequency ripple.
B. Adding an Adjustable Amount of Energy
By the second and superior method a continuous adjustable amount of energy is supplied to the resonant circuit such that it guarantees full static and dynamic stability under all feasible conditions. The approach takes advantage of the properties of the Vcpak controller, mentioned previously.
An adjustable amount of energy can be added to the resonant circuit by a virtual short circuit of the powerdemanding port during part of the thyristor cycle. This signifies that the resonant current waveform will consist of three current segments. The cut-in angle of this third segment is controlled in such a way as to keep the peak capacitor voltage at the predescribed level. Although this third current segment is only required near q = 1, it does no harm if it is implemented for the whole operation range. Because the duration of this third segment is typically much shorter than the second, the influence on the formulae is slight in all modes.
The proposed resonant waveforms are depicted in Fig. 6 , together with typical input and output current waveforms. The implementation of such a control mechanism in a Vcpakcontrolled SR converter is straightforward and requires very little extra hardware.
Note that the well-known SR converters can take advantage of the three-segment current waveform in the q = I region as well.
V. VERIFICATION
The operation modes of the novel converter topology were evaluated on a converter that was fully equipped with antiparallel SCR's. The test converter had the following To enable the SCR's to turn off properly, the interpulse time td should exceed the SCR turn-off time (10 its). When MOS-FET's are used, the minimum td reduces to zero, so that the power transfer capability of the network increases considerably.
Although a high efficiency is potentially an important feature of the novel topology, the converter was not laid out to prove this. The test converter was primarily intended to evaluate the operation modes and the control electronics. Nevertheless, a maximum efficiency of 88 percent was obtained. The significance of three-segment current waveforms follows from Fig. 8 . The converter is able to operate in a steadystate mode at q 1, because the third current segment maintains the capacitor peak voltage at the predescribed level of 300 V. The first current segment, which is basically a damping segment, is as short as the control electronics allows it to be. The current i, in the common (ground) line shows a tiny negative first segment. Due to converter losses the second segment is effectively damping. Only the third segment delivers energy to the resonant circuit.
All four quadrant operation modes, both IqI < 1 and IqI > 1, are brought together in Fig. 9 . The converter is fed from a and 4th quadrant (trajectories e andf) are substantially below the 1st and 2nd quadrant currents (trajectories a and d). In the 3rd and 4th quadrant operations the thyristor current is either flowing through the source or the load (Fig. 3(c) and (d) ), while in the 1st and 2nd quadrants the thyristor current is simultaneously flowing through the source and load (Fig. 3(a) and ( Eliminating the ratio Qd/Qt from (11) The maximum average resonant current follows from Io=4CVcpf1 -(13) The trajectories a tof are calculated from (12) and (13) where V,p is maintained at 300 V. The calculations are carried out for an interpulse time of td = 10 ,us. The measured data is plotted in Fig. 10 as well. At first sight the measured data is in fair agreement with the calculated trajectories. However, as shown in [5] and [6] , the converter losses can be represented by a raise in the output voltage of Ploss/I, If we assume that this corresponds to shifting the calculated trajectories over approximately + 15 V in the UO direction in the 1st and 4th quadrant and over -15 V in the 2nd and 3rd quadrant, than a very good agreement can by noticed.
VI. CONCLUSIONS The proposed power network and control techniques make it possible to construct a transformerless SR converter with common ground for input and output ports, with the following properties.
1) The converter is capable of both "step up" and "step down" operation.
2) A single-quadrant converter uses only six semiconductor switches for "full-bridge" operation.
3) The converter has an inherent high efficiency due to: a) the fact that only two semiconductor switches are in the current path; b) the absence of a power transformer; and c) the virtual absence of switching losses as a result of the resonant character of the operation.
4) The converter operates as a dc autotransformer without a transformer being present.
5) The converter is inherently short-circuit proof. 
APPENDIX
We will analyze the circuit of Fig. 11 with respect to the waveform depicted in Fig. 11 .
For brevity we introduce the following notations: 
We recall the circuit equations valid for (k < ( < (3k + i/lrk i(/3)= Yl(Usd-Uod-VCA) sin ((3-13k) (21) Vc ( The resonant current will be zero at the end of the thyristor which after some manipulating reduces to 
Using (29), (22) and (21) 
By substitution of (15) to (16) in (31) we turn back to our original notation and (5) is obtained.
